DFT Guide

... because Design For Testability is important

Home

DFT Guidelines

System Level DFT

System Level DFT Guidelines

JTAG / Boundary Scan infrastructure supporting system level applications

Saturday, 02 August 2008 21:01

Having addressable scan router devices (such as TI’s ASP [SN74ABT8996], National Semiconductor’s SCANBridge [SCANSTA111, SCANSTA112], or Firecron’s Gateway [JTS Gateway devices]) designed in at board level, supports the execution of device and board tests at system level.

Main Menu

GOEPEL Electronics

RSS Feed

Cambridge; London, UK – Goepel electronic, global leader for IEEE 1149.x JTAG / Boundary Scan solutions introduced at National Electronics Week (NEW) a new series of PXI-Bus based controllers for its revolutionary Boundary Scan hardware platform SCANFLEX® - SFX/PXI1149/C4-FXT, the new family of SCANFLEX® Boundary Scan Controllers (SFX controller) comprising of three different performance class versions.