DFT Guide

... because Design For Testability is important

 
  • Increase font size
  • Default font size
  • Decrease font size
Home DFT Guidelines Board level DFT Guidelines
DFT Guidelines for JTAG/Boundary Scan
Filter     Display # 
# Article Title Hits
1 FPGA driven Memory Access Tests 2103
2 JTAG/Boundary Scan performance considerations 1579
3 JTAG/Boundary Scan related PCB layout guidelines 2069
4 Improving the Boundary Scan test coverage 1297
5 Compliance Enable and Mode Control pins 914
6 Control on non-BScan devices 643
7 Test bus signal termination 911
8 JTAG Test Bus Configuration 705
9 One chain. Or two? Or more? 3003
10 Designing a JTAG test bus cable 715
11 Create a Boundary Scan chain 767
 

GOEPEL electronic presents OptiCon TurboLine, an AOI system for the high-end inspection during large volume production that ensures superior quality for high value PCBs. Based on exceptional system features it sets new standards in terms of fault detection, test speed and flexibility.
 
Read more...